|
void | ioc_init () |
| Initialise the IOC driver.
|
|
void | ioc_set_over (uint8_t port, uint8_t pin, uint8_t over) |
| Set Port:Pin override function. More...
|
|
uint32_t | ioc_get_over (uint8_t port, uint8_t pin) |
| Get Port:Pin override function. More...
|
|
void | ioc_set_sel (uint8_t port, uint8_t pin, uint8_t sel) |
| Function select for Port:Pin. More...
|
|
#define | ioc_input_sel(port, pin) ((port << 3) | pin) |
| Generates an IOC_INPUT_SEL_PXn value from a port/pin number. More...
|
|
|
#define | IOC_UARTRXD_UART0 0x400D4100 |
| UART0 RX.
|
|
#define | IOC_UARTCTS_UART1 0x400D4104 |
| UART1 CTS.
|
|
#define | IOC_UARTRXD_UART1 0x400D4108 |
| UART1 RX.
|
|
#define | IOC_CLK_SSI_SSI0 0x400D410C |
| SSI0 Clock.
|
|
#define | IOC_SSIRXD_SSI0 0x400D4110 |
| SSI0 RX.
|
|
#define | IOC_SSIFSSIN_SSI0 0x400D4114 |
| SSI0 FSSIN.
|
|
#define | IOC_CLK_SSIIN_SSI0 0x400D4118 |
| SSI0 Clock SSIIN.
|
|
#define | IOC_CLK_SSI_SSI1 0x400D411C |
| SSI1 Clock.
|
|
#define | IOC_SSIRXD_SSI1 0x400D4120 |
| SSI1 RX.
|
|
#define | IOC_SSIFSSIN_SSI1 0x400D4124 |
| SSI1 FSSIN Select.
|
|
#define | IOC_CLK_SSIIN_SSI1 0x400D4128 |
| SSI1 Clock SSIIN.
|
|
#define | IOC_I2CMSSDA 0x400D412C |
| I2C SDA.
|
|
#define | IOC_I2CMSSCL 0x400D4130 |
| I2C SCL.
|
|
#define | IOC_GPT0OCP1 0x400D4134 |
| GPT0OCP1.
|
|
#define | IOC_GPT0OCP2 0x400D4138 |
| GPT0OCP2.
|
|
#define | IOC_GPT1OCP1 0x400D413C |
| GPT1OCP1.
|
|
#define | IOC_GPT1OCP2 0x400D4140 |
| GPT1OCP2.
|
|
#define | IOC_GPT2OCP1 0x400D4144 |
| GPT2OCP1.
|
|
#define | IOC_GPT2OCP2 0x400D4148 |
| GPT2OCP2.
|
|
#define | IOC_GPT3OCP1 0x400D414C |
| GPT3OCP1.
|
|
#define | IOC_GPT3OCP2 0x400D4150 |
| GPT3OCP2.
|
|
|
#define | IOC_INPUT_SEL_PA0 0x00000000 |
|
#define | IOC_INPUT_SEL_PA1 0x00000001 |
|
#define | IOC_INPUT_SEL_PA2 0x00000002 |
|
#define | IOC_INPUT_SEL_PA3 0x00000003 |
|
#define | IOC_INPUT_SEL_PA4 0x00000004 |
|
#define | IOC_INPUT_SEL_PA5 0x00000005 |
|
#define | IOC_INPUT_SEL_PA6 0x00000006 |
|
#define | IOC_INPUT_SEL_PA7 0x00000007 |
|
#define | IOC_INPUT_SEL_PB0 0x00000008 |
|
#define | IOC_INPUT_SEL_PB1 0x00000009 |
|
#define | IOC_INPUT_SEL_PB2 0x0000000A |
|
#define | IOC_INPUT_SEL_PB3 0x0000000B |
|
#define | IOC_INPUT_SEL_PB4 0x0000000C |
|
#define | IOC_INPUT_SEL_PB5 0x0000000D |
|
#define | IOC_INPUT_SEL_PB6 0x0000000E |
|
#define | IOC_INPUT_SEL_PB7 0x0000000F |
|
#define | IOC_INPUT_SEL_PC0 0x00000010 |
|
#define | IOC_INPUT_SEL_PC1 0x00000011 |
|
#define | IOC_INPUT_SEL_PC2 0x00000012 |
|
#define | IOC_INPUT_SEL_PC3 0x00000013 |
|
#define | IOC_INPUT_SEL_PC4 0x00000014 |
|
#define | IOC_INPUT_SEL_PC5 0x00000015 |
|
#define | IOC_INPUT_SEL_PC6 0x00000016 |
|
#define | IOC_INPUT_SEL_PC7 0x00000017 |
|
#define | IOC_INPUT_SEL_PD0 0x00000018 |
|
#define | IOC_INPUT_SEL_PD1 0x00000019 |
|
#define | IOC_INPUT_SEL_PD2 0x0000001A |
|
#define | IOC_INPUT_SEL_PD3 0x0000001B |
|
#define | IOC_INPUT_SEL_PD4 0x0000001C |
|
#define | IOC_INPUT_SEL_PD5 0x0000001D |
|
#define | IOC_INPUT_SEL_PD6 0x0000001E |
|
#define | IOC_INPUT_SEL_PD7 0x0000001F |
|
|
#define | IOC_PXX_SEL_UART0_TXD 0x00000000 |
|
#define | IOC_PXX_SEL_UART1_RTS 0x00000001 |
|
#define | IOC_PXX_SEL_UART1_TXD 0x00000002 |
|
#define | IOC_PXX_SEL_SSI0_TXD 0x00000003 |
|
#define | IOC_PXX_SEL_SSI0_CLKOUT 0x00000004 |
|
#define | IOC_PXX_SEL_SSI0_FSSOUT 0x00000005 |
|
#define | IOC_PXX_SEL_SSI0_STXSER_EN 0x00000006 |
|
#define | IOC_PXX_SEL_SSI1_TXD 0x00000007 |
|
#define | IOC_PXX_SEL_SSI1_CLKOUT 0x00000008 |
|
#define | IOC_PXX_SEL_SSI1_FSSOUT 0x00000009 |
|
#define | IOC_PXX_SEL_SSI1_STXSER_EN 0x0000000A |
|
#define | IOC_PXX_SEL_I2C_CMSSDA 0x0000000B |
|
#define | IOC_PXX_SEL_I2C_CMSSCL 0x0000000C |
|
#define | IOC_PXX_SEL_GPT0_ICP1 0x0000000D |
|
#define | IOC_PXX_SEL_GPT0_ICP2 0x0000000E |
|
#define | IOC_PXX_SEL_GPT1_ICP1 0x0000000F |
|
#define | IOC_PXX_SEL_GPT1_ICP2 0x00000010 |
|
#define | IOC_PXX_SEL_GPT2_ICP1 0x00000011 |
|
#define | IOC_PXX_SEL_GPT2_ICP2 0x00000012 |
|
#define | IOC_PXX_SEL_GPT3_ICP1 0x00000013 |
|
#define | IOC_PXX_SEL_GPT3_ICP2 0x00000014 |
|
Driver for the cc2538 I/O Control Module.