|
|
#define | GPT_0_BASE 0x40030000 |
| GPTIMER0.
|
|
#define | GPT_1_BASE 0x40031000 |
| GPTIMER1.
|
|
#define | GPT_2_BASE 0x40032000 |
| GPTIMER2.
|
|
#define | GPT_3_BASE 0x40033000 |
| GPTIMER3.
|
|
|
#define | GPTIMER_CFG 0x00000000 |
| GPTM configuration.
|
|
#define | GPTIMER_TAMR 0x00000004 |
| GPTM Timer A mode.
|
|
#define | GPTIMER_TBMR 0x00000008 |
| GPTM Timer B mode.
|
|
#define | GPTIMER_CTL 0x0000000C |
| GPTM control.
|
|
#define | GPTIMER_SYNC 0x00000010 |
| GPTM synchronize (0 only)
|
|
#define | GPTIMER_IMR 0x00000018 |
| GPTM interrupt mask.
|
|
#define | GPTIMER_RIS 0x0000001C |
| GPTM raw interrupt status.
|
|
#define | GPTIMER_MIS 0x00000020 |
| GPTM masked interrupt status.
|
|
#define | GPTIMER_ICR 0x00000024 |
| GPTM interrupt clear.
|
|
#define | GPTIMER_TAILR 0x00000028 |
| GPTM Timer A interval load.
|
|
#define | GPTIMER_TBILR 0x0000002C |
| GPTM Timer B interval load.
|
|
#define | GPTIMER_TAMATCHR 0x00000030 |
| GPTM Timer A match.
|
|
#define | GPTIMER_TBMATCHR 0x00000034 |
| GPTM Timer B match.
|
|
#define | GPTIMER_TAPR 0x00000038 |
| GPTM Timer A prescale.
|
|
#define | GPTIMER_TBPR 0x0000003C |
| GPTM Timer B prescale.
|
|
#define | GPTIMER_TAPMR 0x00000040 |
| GPTM Timer A prescale match.
|
|
#define | GPTIMER_TBPMR 0x00000044 |
| GPTM Timer B prescale match.
|
|
#define | GPTIMER_TAR 0x00000048 |
| GPTM Timer A
|
|
#define | GPTIMER_TBR 0x0000004C |
| GPTM Timer B
|
|
#define | GPTIMER_TAV 0x00000050 |
| GPTM Timer A value
|
|
#define | GPTIMER_TBV 0x00000054 |
| GPTM Timer B value.
|
|
#define | GPTIMER_RTCPD 0x00000058 |
| GPTM RTC predivide
|
|
#define | GPTIMER_TAPS 0x0000005C |
| GPTM Timer A prescale snapshot.
|
|
#define | GPTIMER_TBPS 0x00000060 |
| GPTM Timer B prescale snapshot.
|
|
#define | GPTIMER_TAPV 0x00000064 |
| GPTM Timer A prescale value
|
|
#define | GPTIMER_TBPV 0x00000068 |
| GPTM Timer B prescale value
|
|
#define | GPTIMER_PP 0x00000FC0 |
| GPTM peripheral properties
|
|
|
#define | GPTIMER_CFG_GPTMCFG 0x00000007 |
| configuration
|
|
|
|
#define | GPTIMER_TAMR_TAPLO 0x00000800 |
| Legacy PWM operation.
|
|
#define | GPTIMER_TAMR_TAMRSU 0x00000400 |
| Timer A match register update mode.
|
|
#define | GPTIMER_TAMR_TAPWMIE 0x00000200 |
| Timer A PWM interrupt enable.
|
|
#define | GPTIMER_TAMR_TAILD 0x00000100 |
| Timer A PWM interval load write.
|
|
#define | GPTIMER_TAMR_TASNAPS 0x00000080 |
| Timer A snap-shot mode.
|
|
#define | GPTIMER_TAMR_TAWOT 0x00000040 |
| Timer A wait-on-trigger.
|
|
#define | GPTIMER_TAMR_TAMIE 0x00000020 |
| Timer A match interrupt enable.
|
|
#define | GPTIMER_TAMR_TACDIR 0x00000010 |
| Timer A count direction.
|
|
#define | GPTIMER_TAMR_TAAMS 0x00000008 |
| Timer A alternate mode.
|
|
#define | GPTIMER_TAMR_TACMR 0x00000004 |
| Timer A capture mode.
|
|
#define | GPTIMER_TAMR_TAMR 0x00000003 |
| Timer A mode.
|
|
|
#define | GPTIMER_TBMR_TBPLO 0x00000800 |
| Legacy PWM operation.
|
|
#define | GPTIMER_TBMR_TBMRSU 0x00000400 |
| Timer B match register update mode.
|
|
#define | GPTIMER_TBMR_TBPWMIE 0x00000200 |
| Timer B PWM interrupt enable.
|
|
#define | GPTIMER_TBMR_TBILD 0x00000100 |
| Timer B PWM interval load write.
|
|
#define | GPTIMER_TBMR_TBSNAPS 0x00000080 |
| Timer B snap-shot mode.
|
|
#define | GPTIMER_TBMR_TBWOT 0x00000040 |
| Timer B wait-on-trigger.
|
|
#define | GPTIMER_TBMR_TBMIE 0x00000020 |
| Timer B match interrupt enable.
|
|
#define | GPTIMER_TBMR_TBCDIR 0x00000010 |
| Timer B count direction.
|
|
#define | GPTIMER_TBMR_TBAMS 0x00000008 |
| Timer B alternate mode.
|
|
#define | GPTIMER_TBMR_TBCMR 0x00000004 |
| Timer B capture mode.
|
|
#define | GPTIMER_TBMR_TBMR 0x00000003 |
| Timer B mode.
|
|
|
#define | GPTIMER_CTL_TBPWML 0x00004000 |
| Timer B PWM output level.
|
|
#define | GPTIMER_CTL_TBOTE 0x00002000 |
| Timer B output trigger enable.
|
|
#define | GPTIMER_CTL_TBEVENT 0x00000C00 |
| Timer B event mode.
|
|
#define | GPTIMER_CTL_TBSTALL 0x00000200 |
| Timer B stall enable.
|
|
#define | GPTIMER_CTL_TBEN 0x00000100 |
| Timer B enable.
|
|
#define | GPTIMER_CTL_TAPWML 0x00000040 |
| Timer A PWM output level.
|
|
#define | GPTIMER_CTL_TAOTE 0x00000020 |
| Timer A output trigger enable.
|
|
#define | GPTIMER_CTL_RTCEN 0x00000010 |
| RTC enable.
|
|
#define | GPTIMER_CTL_TAEVENT 0x0000000C |
| Timer A event mode.
|
|
#define | GPTIMER_CTL_TASTALL 0x00000002 |
| Timer A stall enable.
|
|
#define | GPTIMER_CTL_TAEN 0x00000001 |
| Timer A enable.
|
|
|
#define | GPTIMER_SYNC_SYNC3 0x000000C0 |
| Synchronize GPTM3.
|
|
#define | GPTIMER_SYNC_SYNC2 0x00000030 |
| Synchronize GPTM2.
|
|
#define | GPTIMER_SYNC_SYNC1 0x0000000C |
| Synchronize GPTM1.
|
|
#define | GPTIMER_SYNC_SYNC0 0x00000003 |
| Synchronize GPTM0.
|
|
|
#define | GPTIMER_IMR_TBMIM 0x00000800 |
| Timer B match int mask.
|
|
#define | GPTIMER_IMR_CBEIM 0x00000400 |
| Timer B capture event int mask.
|
|
#define | GPTIMER_IMR_CBMIM 0x00000200 |
| Timer B capture match int mask.
|
|
#define | GPTIMER_IMR_TBTOIM 0x00000100 |
| Timer B time-out int mask.
|
|
#define | GPTIMER_IMR_TAMIM 0x00000010 |
| Timer A match int mask.
|
|
#define | GPTIMER_IMR_RTCIM 0x00000008 |
| RTC int mask.
|
|
#define | GPTIMER_IMR_CAEIM 0x00000004 |
| Timer A capture event int mask.
|
|
#define | GPTIMER_IMR_CAMIM 0x00000002 |
| Timer A capture match int mask.
|
|
#define | GPTIMER_IMR_TATOIM 0x00000001 |
| Timer A time-out int mask.
|
|
|
#define | GPTIMER_RIS_TBMRIS 0x00000800 |
| Timer B match raw status.
|
|
#define | GPTIMER_RIS_CBERIS 0x00000400 |
| Timer B capture event raw status.
|
|
#define | GPTIMER_RIS_CBMRIS 0x00000200 |
| Timer B capture match raw status.
|
|
#define | GPTIMER_RIS_TBTORIS 0x00000100 |
| Timer B time-out raw status.
|
|
#define | GPTIMER_RIS_TAMRIS 0x00000010 |
| Timer A match raw status.
|
|
#define | GPTIMER_RIS_RTCRIS 0x00000008 |
| RTC raw status.
|
|
#define | GPTIMER_RIS_CAERIS 0x00000004 |
| Timer A capture event raw status.
|
|
#define | GPTIMER_RIS_CAMRIS 0x00000002 |
| Timer A capture match raw status.
|
|
#define | GPTIMER_RIS_TATORIS 0x00000001 |
| Timer A time-out raw status.
|
|
|
#define | GPTIMER_MIS_TBMMIS 0x00000800 |
| Timer B match masked status.
|
|
#define | GPTIMER_MIS_CBEMIS 0x00000400 |
| Timer B capture event masked status.
|
|
#define | GPTIMER_MIS_CBMMIS 0x00000200 |
| Timer B capture match masked status.
|
|
#define | GPTIMER_MIS_TBTOMIS 0x00000100 |
| Timer B time-out masked status.
|
|
#define | GPTIMER_MIS_TAMRIS 0x00000010 |
| Timer A match masked status.
|
|
#define | GPTIMER_MIS_RTCMIS 0x00000008 |
| RTC masked status.
|
|
#define | GPTIMER_MIS_CAEMIS 0x00000004 |
| Timer A capture event masked status.
|
|
#define | GPTIMER_MIS_CAMMIS 0x00000002 |
| Timer A capture match masked status.
|
|
#define | GPTIMER_MIS_TATOMIS 0x00000001 |
| Timer A time-out masked status.
|
|
|
#define | GPTIMER_ICR_WUECINT 0x00010000 |
| write update error int clear
|
|
#define | GPTIMER_ICR_TBMCINT 0x00000800 |
| Timer B match int clear.
|
|
#define | GPTIMER_ICR_CBECINT 0x00000400 |
| Timer B capture event int clear.
|
|
#define | GPTIMER_ICR_CBMCINT 0x00000200 |
| Timer B capture match int clear.
|
|
#define | GPTIMER_ICR_TBTOCINT 0x00000100 |
| Timer B time-out int clear.
|
|
#define | GPTIMER_ICR_TAMCINT 0x00000010 |
| Timer A match int clear.
|
|
#define | GPTIMER_ICR_RTCCINT 0x00000008 |
| RTC interrupt clear.
|
|
#define | GPTIMER_ICR_CAECINT 0x00000004 |
| Timer A capture event int clear.
|
|
#define | GPTIMER_ICR_CAMCINT 0x00000002 |
| Timer A capture match int clear.
|
|
#define | GPTIMER_ICR_TATOCINT 0x00000001 |
| Timer A time-out int clear.
|
|
|
#define | GPTIMER_TAILR_TAILR 0xFFFFFFFF |
| A interval load register.
|
|
|
#define | GPTIMER_TBILR_TBILR 0x0000FFFF |
| B interval load register.
|
|
|
#define | GPTIMER_TAMATCHR_TAMR 0xFFFFFFFF |
| Timer A match register.
|
|
|
#define | GPTIMER_TBMATCHR_TBMR 0x0000FFFF |
| Timer B match register.
|
|
|
#define | GPTIMER_TAPR_TAPSR 0x000000FF |
| Timer A prescale.
|
|
|
#define | GPTIMER_TBPR_TBPSR 0x000000FF |
| Timer B prescale.
|
|
|
#define | GPTIMER_TAPMR_TAPSR 0x000000FF |
| Timer A prescale match.
|
|
|
#define | GPTIMER_TBPMR_TBPSR 0x000000FF |
| Timer B prescale match.
|
|
|
#define | GPTIMER_TAR_TAR 0xFFFFFFFF |
| Timer A register.
|
|
|
#define | GPTIMER_TBR_TBR 0x0000FFFF |
| Timer B register.
|
|
|
#define | GPTIMER_TAV_TAV 0xFFFFFFFF |
| Timer A register.
|
|
|
#define | GPTIMER_TBV_PRE 0x00FF0000 |
| Timer B prescale register.
|
|
#define | GPTIMER_TBV_TBV 0x0000FFFF |
| Timer B register.
|
|
|
#define | GPTIMER_RTCPD_RTCPD 0x0000FFFF |
| RTC predivider.
|
|
|
#define | GPTIMER_TAPS_PSS 0x0000FFFF |
| Timer A prescaler.
|
|
|
#define | GPTIMER_TBPS_PSS 0x0000FFFF |
| Timer B prescaler.
|
|
|
#define | GPTIMER_TAPV_PSV 0x0000FFFF |
| Timer A prescaler value.
|
|
|
#define | GPTIMER_TBPV_PSV 0x0000FFFF |
| Timer B prescaler value.
|
|
|
#define | GPTIMER_PP_ALTCLK 0x00000040 |
| Alternate clock source.
|
|
#define | GPTIMER_PP_SYNCNT 0x00000020 |
| Synchronized start.
|
|
#define | GPTIMER_PP_CHAIN 0x00000010 |
| Chain with other timers.
|
|
#define | GPTIMER_PP_SIZE 0x0000000F |
| Timer size.
|
|